Transcript ICC Migration Guide for ICT Users IUS 05.60

ICC Migration Guide for ICT Users
IUS 05.60-p001
Incisive’s integrated code coverage is significantly easier to apply to an existing verification flow than the
instrumented ICT used in IUS 5.4. ICC’s integrated instrumentation and simpler use model in elaboration and
simulation make basic integration a matter of minutes.
Yet, it must be recognized that the integrated coverage has and will have fewer options. At this point there still
may be some missing functionality, as described below, that will be added in subsequent releases. As a result,
workarounds may be needed in IUS 5.6, and in some cases there may be either less scoring than desired. This
depends on what ICT functionality is currently in use. The table below specifically maps ICT functionality into ICC.
When converting from use of ICT code coverage to the new IUS 5.6 integrated code coverage, please consider
the following process.
1. Familiarize yourself with new functionality and use model at a minimum through the Quick Reference card.
2. Build the coverage configuration file (CCF) and simulation runtime command file for your normal flow. Do not
expect to reuse HDLI/ICTI or HDLS configuration files.
3. Look for functionality that you have used in the subsequent tables. Specifically identify workarounds or current
plans for missing functionality.
There should be no issues related to use of ICTR / HDLR which is renamed to ICCR.
Database files are incompatible between major IUS releases, so old ICT databases cannot be loaded in IUS 5.6
ICCR.
For more detailed information also see
- Incisive Integrated Code Coverage User Guide
- Incisive Comprehensive Coverage GUI User Guide
- Incisive Comprehensive Coverage Quick Reference
This Migration Guide is updated as the software is enhanced and new things are learned. Please pass
suggestions for improvements to your Incisive support person.
TABLE LEGEND
Support is one of the following
YES
Not an issue
N/A
Not Applicable, e.g. due to no interactive instrumentation in integrated coverage
NO
See further information in Plan and Comment columns
Plan is one of the following
W/A
Has a listed workaround
PLAN
Is planned for implementation in IUS 5.6 or later releases
NONE Not planned
Comment has additional information
SUPPORT
General Code Coverage
Support
Control of coverage by instance / module
Control of coverage by pragma
Control of coverage by library
Glitch (item based)
Serial aggregation
Parallel aggregation through post
processing
Score code inside VHDL procedures and
functions
Tied Signal Marking (TSM)
YES
YES
YES
YES
NO
YES
YES
Manual marking of signals
Reset / delayed start of scoring
Hit count limit
Verilog 2001
NO
YES
YES
YES
NO
Plan
Comment
NONE
NONE
NONE
Module-based Constant Object Marking (COM).
Instance based will be in later release.
Use TCL command option -reset
Use CCF command set_hit_count_limit
Block Coverage
Implicit '
default'(for Verilog) and '
else'
Filter uncovered default ‘else’ and '
case'
YES
YES
Scored by default
Use CCF commands set_implicit_block_scoring
or set_explicit_block_scoring or coverage
pragma to modify behavior
Expression Coverage
YES
SOP scoring of terms that make expressions
TRUE and FALSE.
Change, Control and Vector Scoring
Gate-level coverage
NO
NO
NONE
NONE
Path Coverage
NO
NONE
ToggleCoverage
YES
Variable Coverage
NO
NONE
Use SystemVerilog Covergroup
Allows expressions in reset terms
NO
State coverage
Arc coverage
YES
NO
PLAN,
W/A
Workaround today to assign expression to reset
signal
PLAN
Sequence coverage
Extract FSMs coded with if/else in primary
branch
Manual tagging through config file
Concatenation or part-select for current
state
NO
NO
NONE
PLAN
Transition coverage scores transitions between
states. Arc coverage will be added in 5.61.
Use PSL and SVA
NO
NO
PLAN
NONE
FSM Coverage
HANDLING OF ICTI COMMANDS
ICTI command
Support
Plan
!
#
alias
auto_queue_license_request
clear_fsm_attributes
clear_selections
clear_variable_scoring
compile
define
delete_design_entity
deselect_coverage
deselect_fsm_coverage
enable_latch_recognition
end_instance_context
error_warning_message
exit
extract_fsm
generate_instrumented_code
help
history
list_compiled_entities
list_context
list_coverable_operators
list_coverable_statements
list_design_entities
N/A
YES
N/A
N/A
N/A
N/A
NO
N/A
N/A
N/A
YES
NO
NO
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
list_fsm_attributes
N/A
list_fsms
N/A
list_instance_signals
N/A
list_instances
list_library_contents
list_library_mappings
NO
N/A
N/A
W/A
list_modules
NO
W/A
list_tied_signal_marking
list_variables
macro_record
macro_stop
map_library
map_user_function
mark_constant_signals
mark_signal
print_constant_signals
NO
NO
N/A
N/A
N/A
N/A
NO
NO
N/A
W/A
NONE
query_fsm
quit
select_coverage
select_fsm_coverage
N/A
N/A
YES
NO
NONE
W/A
NONE
NONE
NONE
W/A
Comment
Non-interactive instrumentation.
Supported in CCF and TCL file.
Non-interactive instrumentation.
No separate coverage licensing.
Non-interactive instrumentation.
Non-interactive instrumentation.
Use control-oriented PSL/SVA coverage.
No second compile for instrumentation.
Non-interactive instrumentation.
No second compile or libraries needed for VHDL.
Supported in CCF with same syntax.
Use CCF command deselect_fsm.
Non-interactive instrumentation.
Error messages follow Cadence standard
Non-interactive instrumentation.
Extraction is automatic based on selection.
No instrumentated code used.
Non-interactive instrumentation.
Non-interactive instrumentation.
No second compile for instrumentation.
Non-interactive instrumentation.
Non-interactive instrumentation.
Non-interactive instrumentation.
Non-interactive instrumentation.
Non-interactive instrumentation. Relevant output is in
fsme.log.
Non-interactive instrumentation. Relevant output is in
fsme.log.
Non-interactive instrumentation. Manual marking of signals
not currently planned.
Non-interactive instrumentation. See instances scored in
ICCR using list_instances.
No second compile or libraries needed for VHDL.
No second compile or libraries needed for VHDL.
Non-interactive instrumentation. See modules scored in
ICCR using list_modules.
Module-based COM (Constant Object Marking) is in 5.6
and it will list information in the .marks file
Variable coverage will not be supported.
Non-interactive instrumentation.
Non-interactive instrumentation.
No second compile or libraries needed for VHDL.
Manual marking of signals not currently planned.
Manual marking of signals not currently planned.
Non-interactive instrumentation.
Non-interactive instrumentation. Relevant output is in
fsme.log.
Non-interactive instrumentation.
Supported in CCF with same syntax.
Use CCF command select_fsm.
ICTI command
set_augment_design_file
Support
N/A
Plan
set_coverable_operators
NO
NONE
set_coverable_statements
NO
NONE
set_default_case_scoring
set_design_name
set_fsm_attribute
set_fsm_context
set_fsm_extraction_timeout_value
set_fsm_synthesis_pragmas
set_gates_enabled
set_generate_mode
NO
NO
YES
N/A
N/A
N/A
NO
N/A
W/A
W/A
set_glitch_strobe
set_history_size
set_hit_count_limit
set_implicit_block_scoring
set_instance_context
YES
N/A
YES
YES
N/A
set_library_selection
set_logfile
set_mealy_signal_inputs
set_module_context
set_path_limit
set_scoring_style
set_sequence_detection
NO
N/A
NO
N/A
NO
NO
NO
set_simulation_coverage_control
set_sop_table_limit
set_subprogram_scoring
NO
N/A
YES
NONE
set_tied_signal_marking
set_timeout_value
set_toggle_scoring
set_variable_scoring
set_working_directory
set_working_library
sh
source
support
unalias
unmap_library
unmark_signal
version
NO
N/A
N/A
NO
NO
N/A
N/A
N/A
N/A
N/A
N/A
NO
YES
W/A
NONE
W/A
Comment
No instrumentated code used.
Default scores all of bitwise, xor, reduction, logical, and
relational. Does not score event operators.
Default scores in assign, control, procedural, module and
initial.
Use CCF command set_implicit_block_scoring –case or
set_explicit_block_scoring -case
Use TCL command coverage –setup –design <design>
Supported in CCF only for tagging.
Non-interactive instrumentation.
Not currently required.
No instrumentated code used.
Expression scoring of gates, e.g. xor, is not supported.
No instrumentated code used.
Supported in original form in CCF with enhanced filtering
for processes.
Non-interactive instrumentation.
Implicit '
else'and ‘default’ can be turned off
Non-interactive instrumentation.
Use CCF commands deselect_coverage –module <lib>.*;
deselect_fsm –module <lib>.*
Log files produced by ncelab and fsme.
NONE
NONE
NONE
NONE
NONE
W/A
NONE
Non-interactive instrumentation.
Path coverage is not supported. Not planned.
SOP is supported. No change, control or vector.
Sequence coverage is not supported.
Turning scoring on and off is not supported. Was
discouraged.
Not currently required.
Use CCF command set_constant_object_marking to
enable module-based COM
Not currently required.
Toggle coverage scored through '
coverage -toggle'
Variable coverage is not supported.
Use TCL command coverage -setup –workdir <workdir>.
No second compile or libraries needed for VHDL.
Non-interactive instrumentation.
Non-interactive instrumentation.
Non-interactive instrumentation.
Non-interactive instrumentation.
No second compile or libraries needed for VHDL.
Manual marking of signals not currently planned.
ncelab lists version
HANDLING OF PRAGMAS
Code Coverage Pragmas
Support
Plan
synopsys translate_off/on
synopsys full_case
synopsys parallel_case
summit implicit (Verilog)
summit set_implicit_block_scoring (VHDL)
summit modcovon/off (Verilog)
summit enable / disable_coverage (VHDL)
summit path_prune
summit set_tied_signal_marking
summit variable
YES
NO
NO
NO
NO
NO
NO
NO
NO
NO
NONE
NONE
W/A
W/A
W/A
W/A
NONE
NONE
NONE
FSM Coverage Pragmas
Support
Plan
summit state_vector
summit enum
summit exclusive
summit enum_begin/end
summit enum_encoding
summit fsm_optimize
summit state_space
gang_register
prserve_behv
mutual_exclusive
one_hot
synthesis_model
NO
NO
NO
NO
NO
NO
NO
NO
NO
NO
NO
NO
NONE
NONE
NONE
NONE
NONE
NONE
NONE
NONE
NONE
NONE
NONE
NONE
Comment
pragma coverage implicit = off | on
pragma coverage implicit_default = off | on
pragma coverage { block | expr } = off | on
pragma coverage { block | expr } = off | on
Comment
HANDLING OF TOGGLE COVERAGE COMMANDS
Toggle (hdli.ini) commands
Support
Plan
Comment
hdli.ini commands
logfile
masterfile
workdir
limit
includex
includez
excludefile
nocells
parallel
portsonly
strobe
NO
NO
NO
NO
NO
NO
NO
NO
NO
NO
NO
NO
W/A
W/A
W/A
W/A
W/A
W/A
W/A
PLAN
W/A
W/A
W/A
W/A
Support for hdli.ini file is not planned
Use ncsim log file.
Use TCL command option -local_db <master_file>
Use TCL command option -workdir <workdir>
Use CCF command set_toggle_limit <limit>
Use CCF command set_toggle_includex
Use CCF command set_toggle_includez
IUS 5.61
Use CCF command deselect_cov -toggle -module <lib>.*
Use TCL command option -local_db
Use CCF command set_toggle_portsonly
Use CCF command set_toggle_strobe <time_num> <unit>
Toggle (+togl+) simulation args
Support
Plan
Comment
+workdir
+limit
+includex
+includez
+testname
+inifile
+logfile
NO
NO
NO
NO
NO
NO
NO
W/A
W/A
W/A
W/A
W/A
NO
W/A
+nocell
+preserve
+parallel
+testfile
+excludefile
+dut
+master
+portsonly
NO
N/A
NO
NO
NO
NO
NO
NO
W/A
Use TCL command coverage -setup -workdir <workdir>
Use CCF command set_toggle_limit <limit>
Use CCF command set_toggle_includex
Use CCF command set_toggle_includez
Use TCL command coverage -setup -testname <testname>.
Use of .ini file for setup is not supported.
Use ncsim log file.
Use CCF command deselect_coverage -toggle –module
<library>.*
W/A
W/A
PLAN
W/A
W/A
W/A
Use TCL command coverage -setup -local_db <master_file>
Use TCL command coverage -setup -testname <testname>.
IUS 5.61
Use TCL command coverage -setup -dut <dutname>
Use TCL command coverage -setup -local_db <master_file>
Use CCF command set_toggle_portsonly
RELEASE APPLICABILITY
This material applies to IUS 05.60p001.
FOR MORE INFORMATION
To access help online, type the cdsdoc command in a command window or access the documentation from the
Help menu on each window.
You also may access SourceLink® online customer support at http://sourcelink.cadence.com or contact the
customer response center at 877.237.4911 or [email protected]
Cadence Design Systems, Inc.
Corporate Headquarters
555 River Oaks Parkway
San Jose, CA 95134
800.746.6223
408.943.1234
www.cadence.com
© 2006 Cadence Design Systems, Inc. All rights reserved. Cadence, SourceLink, Verilog, and the Cadence logo are registered trademarks.
All others are properties of their respective holders.
Rev. IUS 05.60-p001