Advanced Methods for Circuit Design Hardware Design Languages

Download Report

Transcript Advanced Methods for Circuit Design Hardware Design Languages

www.ict.tuwien.ac.at
Semi-Symbolic Analysis of Analog and
Signal Processing Systems
Carna Radojicic, Florian Schupfer
and Prof. Dr. Christoph Grimm
Institute of
Computer Technology
/13
www.ict.tuwien.ac.at
Overview
1. Motivation
2. State of the Art
3. Proposed Solution
4. Simulation results
5. Conclusion
Institute of
Computer Technology
21.07.2015
Radojicic Carna
2 /13
www.ict.tuwien.ac.at
Motivation
 Accurate models -> Increase in model parameters
 Process variation -> Parameter deviations
 Efficient system analysis and verification methods
Institute of
Computer Technology
21.07.2015
Radojicic Carna
3 /13
www.ict.tuwien.ac.at
Motivation
 Verification of analog-mixed signal systems with parameter
deviations
 Achieving full coverage with small number of simulation runs
Numerical Simulation:
Semi-symbolic simulation:
• Incomplete coverage
• High number of simulation runs
• Complete coverage
for considered parameter space
• One simulation run
Institute of
Computer Technology
21.07.2015
Radojicic Carna
4 /13
www.ict.tuwien.ac.at
State of the Art
 Simulation based techniques
• Monte Carlo, Corner Case, Worst Case
• Design of Experiments[Rafaila]
• Importance sampling[Srinivasan]
 Formal verification techniques
• Model checking, Equivalence checking
• Hybrid verification[Henzinger]
Institute of
Computer Technology
21.07.2015
Radojicic Carna
5 /13
www.ict.tuwien.ac.at
Proposed solution
 Parameter deviations
represented as ranges
using Affine Arithmetic
 Semi-symbolic simulation
• Guaranteed result inclusion
in one simulation run
Institute of
Computer Technology
21.07.2015
Radojicic Carna
6 /13
 Semi- symbolic simulation on system level – SystemC AMS
www.ict.tuwien.ac.at
Implementation
 Simulation on transistor level
Institute of
Computer Technology
21.07.2015
Radojicic Carna
7 /13
www.ict.tuwien.ac.at
Affine Arithmetic
 System deviations modeled in intervals
 Intervals labeled by symbols
 Symbols εi represent interval [-1, 1]
 xi is the numerical value which scales the interval
 Affine variable consists of nominal value and superimposed
intervals
Institute of
Computer Technology
21.07.2015
Radojicic Carna
8 /13
www.ict.tuwien.ac.at
Graphical representations
y(t)
y(t)
x0
x3ε3
x2ε2
x1 ε1
x1 ε1
x2ε2
x3ε3
positive
negative
t
t
Range based system response
Institute of
Computer Technology
21.07.2015
Signal construction by sub-ranges
Radojicic Carna
9 /13
www.ict.tuwien.ac.at
I/Q receiver with parameter deviations
I
Institute of
Computer Technology
21.07.2015
Radojicic Carna
10 /13
 The bounds of output signal ranges represent the worst case behavior
www.ict.tuwien.ac.at
Simulation results
 The principle for verification
• The system meets specification for the worst case -> The specification
is satisfied for all values included into the range
• Formal verification result obtained inside the range
Institute of
Computer Technology
21.07.2015
Radojicic Carna
11 /13
 The specification for the worst case not satisfied -> the system
must be refined
www.ict.tuwien.ac.at
Simulation results
 To refine the system the sources of uncertainties must be
tracked back to their origin to be identified
Institute of
Computer Technology
21.07.2015
Radojicic Carna
12 /13
 Efficient simulation performance
 Pessimistic worst case bounds  single run
 Traceable deviations influence
 Refinement information/recommendations
Institute of
Computer Technology
21.07.2015
Radojicic Carna
www.ict.tuwien.ac.at
Conclusion
13 /13
 Monika Rafaila, Christoph Grimm, Christian Decker, and Georg Pelz.
Sequential design of experiments for effective model-based validation of
electronic control units. e&i Elektrotechnik und Informationstechnik,
127:164–170, 2010.
www.ict.tuwien.ac.at
Thank You for Your Attention!
 R. Srinivasan, Importance sampling - Applications in communications and
detection, Springer-Verlag, Berlin, 2002.
 Darius Grabowski, Daniel Platte, Lars Hedrich, and Erich Barke. Time
Constrained verification of Analog Circuits using Model-Checking
Algorithms. Electronic Notes in Theoretical Computer Science (ENTCS),
153(3):37–52, 2006.
Institute of
Computer Technology
21.07.2015
Radojicic Carna
14 /13