Transcript Document

Detectors and read-out
Detector
No. of ch.
Read-out
method
Device candidates
CsI(Tl)
768
Flash ADC
COPPER + 65 MHz FADC
FINESSE
Active Polarimeter
600 x 12 x 2 =
14400
QTC + Pipeline
TDC
COPPER + QTC + FPGA TDC
FINESSE
MWPC
~200
QTC + Pipeline
TDC
COPPER + QTC + FPGA TDC
FINESSE
GEM
?
QTC + Pipeline
TDC
COPPER + QTC + FPGA TDC
FINESSE
Active Target
(MPPC?)
~500
QTC + Pipeline
TDC
COPPER + QTC + FPGA TDC
FINESSE
Counters
~120
QTC + Pipeline
COPPER + QTC + FPGA TDC
TDC
FINESSE
Pipeline HR-TDC COPPER + HR-TDC FINESSE
QTC
• QTC : Charge to time converter
– ICRR SK group have developed QTC ASIC
since 2004.
– Practical version of QTC will develop this
year.
– Production of QTC will go in 2008.
– KEK group is developing ASIC for charge
measurements.
ICRR SK group’s slides (signal processing)
ICRR SK group’s slides (basic performance of QTC ASIC)
ICRR SK group’s slides (linearity of QTC)
ICRR SK group’s slides (time resolution of QTC)
ICRR SK group’s slides (Read-out board Q-bee)
Device Candidates (Pipeline TDC)
• TDC for Chambers and Counters
– FPGA base TDC FINESSE
• Same hardware with MWPC encoder
• 1GHz counting / 1nsec resolution
– 4 different phase 250 MHz clock
• 32 ch / card
• Basic components are working.
– AMT-FINESSE
•
•
•
•
Timing resolution : 0.78 ns/bit
Dynamic range :17 bit
24 ch / card
Ready
Device Candidates(FADC)
• FADC for CsI(Tl) charge
– 65MHz FADC-FINESSE
•
•
•
•
65 MHz sample, 12bit FADC
8ch / card
Differential input
self trigger-acceptable
Device Candidates (HR-TDC)
• High resolution TDC for TOF
– acam TDC chip, TDC-GP2, TDC-GPX
• TDC-GP2 : 50ps rms resolution, 1.8msec
measurement range
– High speed TMC ASIC
• ~30 psec resolution (aim)
• R&Ds are progressing in KEK
Research schedule
2007
QTC
2008
Debugging by Negotiation
ICRR person with ICRR
person
HR-TDC
Evaluation
acam chip
and KEK
ASIC
2009
2010
Develop
modules
production
Develop
modules
production
FADC for
CsI(Tl)
Read-out test with CsI(Tl)
Modify for
TREK
detectors
production
FPGA
TDC
Develop and
debugging
Modify for
TREK
detectors
production
2011
KEK-VME System
- A Versatile Read-out System -
Front-end daughter card
•500MHz, 8bit FADC
•65MHz, 12bit FADC
•TMC
•…
KEK-VME general I/O
(NIM/ECL/LVDS)
KEK-VME crate
VME crate with extended
power supply
Read-Out module
Read-out part
Trigger part
(Replace for NIM module)
KEK-VME G.G/C.G.
Read-out module (COPPER)
COPPER
A/D card slot
PMC slot
(Processor)
VME
A/D card slot
PCI (PMC)
A/D card slot
Trigger module
Slot (PMC)
A/D card slot
•
•
•
•
•
•
•
•
•
9U euro card(VME)
4 Front-end A/D card slot
Processor PMC slot (on-board PC)
Trigger module slot
general PMC slot
VME-32 interface
1MB x 4 FIFO
32bit 33MHz PCI bus
2 network interface
–
–
PMC slot
Network
Radisys EPC-6315
•800 MHz Pentium IIIm
•Up to 512 MB SDRAM with ECC.
•10/100 BaseT Ethernet port
•On-board Compact Flash socket.
•32-bit 33/66 MHz PCI bus interface.
•Standard Linux working
Processor module
On-board NIC