Transcript Ph.D. Proposal - Princeton SCENIC Home Page

The Princeton EDGE Lab
Future Plans – Part I
Hongseok Kim
November 8, 2009
1
Vision of EDGE Lab
Theory-inspired Realization
Who is this guy?
THEORY
(Assumptions)
EDGE LAB
GAP
PRACTICE
(Reality)
Poisson, Rayleigh, time scale, etc
2
BIG Picture
Prioritization
3
Software Defined Radio (SDR)


Software-Defined Radio (SDR) refers to the
technology wherein software modules running on a
generic hardware platform consisting of DSPs and/or
general purpose microprocessors are used to implement
radio functions such as generation of transmitted signal
(modulation) at transmitter and tuning/detection of
received radio signal (demodulation) at receiver.
We have considered



USRP (Universal Software Radio Peripheral) 2.0
WARP (Wireless open Access Research Platform)
Sundance
4
WARP

Wireless open Access Research Platform


Rice University GNU Software Defined Radio
Open Source
 All the source codes are available in the website.

Good for studying both PHY/MAC
Clock board
FPGA board
(Xilinx)
Radio board
2x2 MIMO
5
Feature

FPGA Board Feature




Xilinx Virtex-4 FX100 FPGA
(XC4VFX100-11FFG1517C)
10/100/1000 Ethernet (Marvell 88e1111 PHY)
4 WARP daughtercard slots
8 Multi-gigabit transceivers:








2 SATA interfaces (1 target, 1 host)
2 SFP interfaces
4 HSSDC2 interfaces
DDR2 SO-DIMM slot (2GB SO-DIMM included with board)
2 UART interfaces (1 on-board USB-UART, 1 DB9 RS-232)
User I/O (16 LEDs, 5 push buttons, 3 seven segment displays, 16-bit 3.3v I/O)
USB, JTAG & CompactFlash FPGA configuration
Radio Board Feature








Digital I/Q interface to host FPGA board
Dual 65MS/sec 14-bit ADC for Rx I/Q (AD9248)
Dual 125MS/sec 16-bit DAC for Tx I/Q (AD9777)
20MS/sec 10-bit ADC for RSSI (AD9200)
2.4 & 5GHz RF transceiver (MAX2829)
18dBm power amplifier
DPDT RF antenna switch & dual antenna ports
1kb EEPROM (DS2431P)
6
Research groups using WARP
More than 50 groups worldwide have adopted WARP, including:


















Polytechnic University
WINLAB at Rutgers University
University of California, Irvine
University of California, San Diego
University of Oulu (Finland)
University of Waterloo (Canada)
University of Arizona
Arizona State University
Nile University (Egypt)
University of Illinois at UrbanaChampaign
Drexel University
University of California, Santa Cruz
University of California, Riverside
University of Klagenfurt (Austria)
RWTH Aachen University (Germany)
University of Ontario (Canada)
Indian Institute of Science (Bangalore)
MIT Computer Science & Artificial
Intelligence Lab











Xilinx
Nokia-Siemens Networks
Motorola Research
Hong Kong Applied Science and
Technology Research Institute
(ASTRI)
Irvine Sensors
DRS Signal Solutions
Microsoft Research (Asia)
Ericsson Research
Toyota Information Technology Center
Communications Research Center
(Canada)
NASA Johnson Space Center
7
Physical layer design

WARPLab




WARP + MATLAB
MATLAB based PHY prototyping
WARP nodes directly from the
MATLAB workspace and signals
generated in MATLAB can be
transmitted in real-time over-theair using WARP nodes.
Real-time PHY design




Multiplexing MIMO/OFDM
Alamouti MIMO/OFDM
Cooperative OFDM
Low-level FPGA design using Sysgen
8
MAC layer design

WARP MAC framework

Carrier Sense Multiple Access (CSMA)
RTS/CTS MAC
Scheduled MAC (in progress)

Good to study WLAN, ad hoc networks



Maybe not enough for cellular systems (LTE, etc)
9
Sundance



SDR development kit using
TI DSP, Xilink FPGA, and
3L Diamond RTOS
Higher horse power than
WARP
Possible to implement
cellular systems in the lab
given



LTE protocol stack
Xilink LogiCore
Waterloo and OSU people
said Sundance’s support is
great.
10
MIMO LTE development platform




Dual 1GHz C6455 DSP processors with high-density
DDR2 SDRAM, and Virtex-4 FX60 FPGA (with 2
embedded PowerPC cores),
Virtex-5 SX50T with high-speed 1GB DDR2 SDRAM,
Dual 2.4GHz and 5GHz RF Front-end bands with 12-bit
A/D and 12-bit D/A
Standalone development platform with USB2.0 support
(optional Ethernet support and other I/Os available for
customer implementation).
11
Comparison
WARP
Sundance
Processor
No DSP
Xilinx Virtex-4 Pro FPGA
TI C6455 DSP
Xilinx Virtex-4 FX60 FPGA
OS
Linux
3L Diamond RTOS
RF
2.4GHz, 5GHz
18 dBm output power
2.4GHz, 5GHz
MATLAB
Support
Support
Main app
WLAN, ad hoc
Up to cellular systems
Customer
support
Training, workshop,
developer community
Waterloo, OSU people said
good
Stand alone
Possible
Possible
Price
$8,500 (2x2 MIMO)
$10,610 (MIMO-LTE)
12
SDR Example with 8 nodes
Star topology
Two star topologies
AP
Mesh
P2P
13
Ad hoc MAC scheduling

Interference, link capacity



Implementation of backpressure algorithm


K-hop interference model
Uniform link capacity
DiffQ (NCSU, INFOCOM2009)
Tradeoff (Princeton, Mobihoc2008)



Throughput
Delay
Complexity
14
Green IT
4
5
1
Wired
DSL
PON
Data Center(23%)
Home Network (40%)
PC
Game console Wireless
Modem
WLAN/ad hoc
cellular
Backbon
e
network
3
2
RF PA/circuit power
15
Data Center

Energy consumption in the data center







23% of total IT industry
61.4 billion kWh
= entire transportation manufacturing industry
(airplanes, automobiles, ships, etc)
Idle power is more than 50% of peak power
Server utilization is very low (~20%)
Turn on/off the single server
More plausible to warehouse-scale computer

Thousands of servers
16
Multiple antenna system

Transmission chain of mobile terminals
DAC
TX:
filter
mixer
filter
RF PA
channel
LO
TX:
TX power =
transmit power
+ circuit power x Nt
Mitigating the adverse impact of circuit power remains
crucial to enable the use of MIMO for mobile
17
Intuition of adaptive mode switching
An example of 2x2 MIMO vs 1x2 SIMO
Low spectral
efficiency is preferred
when the network is
underutilized.
SIMO is better!
High spectral
efficiency is preferred
when the network is
congested
18
Discussion
19
VINI (Virtual Network Infrastructure)
20