Transcript Specifications of ICAL electronics and DAQ

ICAL electronics and DAQ
schemes - 1
B.Satyanarayana, TIFR, Mumbai
For INO Collaboration
Plan of the presentation

Glass RPC characteristics
 ICAL prototype detector
 Electronics and DAQ system for the prototype
detector
 Preliminary results from the prototype detector
 ICAL detector
 Electronics and DAQ schemes for ICAL
 Integration issues
 Project implementation strategies
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
2
RPCs for prototype detector
 Using 3mm thick Asahi Float glass procured from local market
 Polycarbonate buttons, spacers and gas nozzles developed and fabricated
 Resistive coat developed in collaboration with a local industry
 Operated in avalanche mode using R134:Iso:SF6::95.5:4.3:0.2 gas mixture
1m  1m
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
3
Honeycomb pickup panel
Terminations on the non-readout end
Machined pickup strips on honeycomb panel
Preamp connections on the readout end
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
4
Pulse profiles while measuring Z0
48 W
Open
100 W
51 W
100 W
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
5
RPC pulse profile
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
6
Decay constant
 = 10nS
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
7
Charge-pulse height plot
0
Pulse height, mV
120
100
80
-20 60
-40
140
160
180
y = -1.8814x + 128.03
-60
-80
-100
-120
-140
-160
9.9KV
10.0KV
9.5KV
Linear (9.9KV)
-180
Charge, QDC bins
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
8
Charge spectrum of the RPC
 = 375fC
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
9
Pulse height-pulse width plot
20
18
Pulse width, Bins
16
14
12
10
8
6
9.9KV
10.0KV
4
9.5KV
2
0
-180
-130
-80
-30
20
Pulse height, mV
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
10
Time spectrum of the RPC
t = 1.7nS
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
11
ICAL prototype detector








13 layers of 50 mm thick low carbon iron plates
35 ton absorber mass, rectangular design
1.5 Tesla uniform magnetic field
12, 1m2 RPC layers
768 readout channels
Trigger on cosmic ray muons
 In situ, using RPCs
 Using scintillation paddle layers
Record strip hit and timing information
Chamber and ambient parameter monitoring
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
12
Scheme for prototype detector
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
13
RPC stack for INO prototype detector
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
14
Schematic of the prototype detector
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
15
Front-end inventory per layer
•
2 planes (X & Y)
•
64 readout channels
•
8 preamplifier boards
•
4 Analog Front Ends
•
2 Digital Front Ends
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
16
Preamplifiers






BARC designed HMCs inventory
 First stage negative input(1595):
1500 pcs
 First stage positive input(1597):
1500 pcs
 Second stage(1513): 1400 pcs
2 types of preamps for X and Y
planes
Cascaded HMCs, Gain: 80, 8-in-1
Rise time: 3nS, Noise band: ±7mV
Need about 100 boards per stack
Installation of ¾th of boards
completed
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
17
16-channel analog front-end


Functions
 To digitize the preamp
signals
 To form the pre-trigger
(Level-0) logic
 Signal shaping
Features
 Based on the AD96687
ultra-fast comparator
 Common adjustable
threshold going up to
500mV
 VTh now at -20mV
 ECL output for low I/O
delay and fast rise times
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
18
32-channel digital front-end

Functions
 Latch RPC strip status on trigger
 Transfer latched data serially
through a daisy chain to the
readout module
 Time-multiplex strip signals for
noise rate monitoring
 Generate Level-1 trigger signals
 Features
 Latch, shift register, multiplexer
are implemented in CPLD
XC95288
 Trigger logic is built into a CPLD
XC9536; flexible
 Data transfer rates of up to
10MHz
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
19
Control and data router



To route the control
signals and shift clock
from controller to the
individual FEP modules
To route the latch data
from all the FEPs to the
readout module
To route strip signals
from FEPs to the scalers
for noise rate monitoring
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
20
Trigger and TDC router



To route the m-Fold
signals from each RPC
plane to the final
trigger module
To route TDC stop
signals (1-Fold) from
each plane to the TDC
module
All signals are in LVDS
logic, except TDC stop
signals which are in
ECL logic for achieving
better timing resolution
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
21
Data and monitor control module

On FTO, triggers all the FEPs
to latch the strip signals
 Initiates serial data transfer to
the readout module
 Manages the noise rate
monitoring of strip signals, by
generating periodic interrupts
and selecting channels to be
monitored sequentially
 CAMAC interface for
parameter configuration (like
data transfer speed, size,
monitoring period) as well as
diagnostic procedures
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
22
Data and monitor readout Module

Supports two serial
connections for event data
recording of X and Y planes
and 8 channels for noise rate
monitoring
 Serial Data converted into
16-bit parallel data and
stored temporarily in 4k
FIFO buffer
 Source of LAM for external
trigger source
 CAMAC interface for data
readout to Computer
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
23
Final trigger module







Receives m-fold layer triggers
and generates m  n fold final
trigger
Final trigger out (FTO) invokes
LAM and is Logic Trigger Out
(LTO) vetoed by gated LAM
Inputs can be selectively masked
The rates of different m  n
combinations counted by
embedded 16-bit scalers
Rate monitoring of LTO signal
using the built in 24-bit scaler
Logic inputs and m  n signals
are latched on an FTO and can
be read via CAMAC commands
Implementing using FPGA adds
to circuit simplicity and flexibility
Developed by ED, BARC
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
24
Power supplies and monitoring




Essentially commercial
solutions
Low voltage & monitoring
 CAEN’s 1527 mainframe
 EASY 3000 system
 Multi-channel, adjustable
voltage, high current
modules
High voltage & monitoring
 CAEN’s 2527 mainframe
RPC bias current monitoring
 CAEN’s 128-channel ADC
board in 2527 mainframe
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
25
Low voltage current inventory
 Preamps
 ±6V
16.32A each plane
 AFEs
 +6V
28.8A for each plane
 -6V 34.8A for each plane
 DFEs
 +8V
11.76A for each plane
 -8V 6.36A for each plane
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
26
On-line monitoring & services



On-line event display
On-line web portal for monitoring chambers under test as well as
ambient conditions of the laboratories
Chambers




Ambient parameters






High voltage and current
Strip noise rates
Cosmic muon efficiency
Temperature
Relative humidity
Barometric pressure
Magnet control and monitoring
Gas system control and monitoring
Web based electronic log book
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
27
BigStack: Data analysis software







ROOT based C code
Works on highly segmented configuration file
Handles event, monitor and trigger rate data
Interactively displays event tracks
Generates frame and strip hit files
Produces well designed summary sheets
Plots and histograms produced:






Efficiency profiles
Absolute and relative timing distributions
Strip cluster size calculations
Strip profiles and lego plots
Strip rate and calibration signal rate profiles and distributions
Paddle and pre-trigger rate profiles and distributions
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
28
A muon track in the BigStack
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
29
Strip hit map of an RPC in a run
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
30
Efficiency time profile of an RPC
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
31
RPC-wise timing parameters
RPC Id
AB06
JB00
IB01
JB01
JB03
IB02
AB02
AB01
AB03
AB04
AB07
AB08
HV(KV)
09.8
09.6
09.8
09.6
09.8
09.8
09.8
09.8
09.8
09.8
09.8
09.8
Mean(nS)
49.53
46.00
42.31
42.55
43.75
38.49
42.77
35.30
45.82
41.66
40.61
41.56
B.Satyanarayana, TIFR, Mumbai
Sigma(nS)
2.06
2.32
2.15
2.28
2.26
2.31
2.53
2.16
3.23
2.42
2.47
2.80
ICAL Electronics
RelMean(nS)
RelSigma(nS)
-7.64
1.41
-4.47
1.67
-0.64
1.63
-0.87
1.58
-2.18
1.44
3.27
1.38
-1.21
1.51
6.33
1.71
-4.55
1.99
Reference RPC
0.96
1.35
0.31
1.82
September 17, 2008
32
RPC strip background rate monitor
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
33
We are here …








RPC’s pulse characteristics and ICAL’s requirements understood
to a large extent; more will be known from the prototype detector
Formulating competitive schemes for electronics, data acquisition,
trigger, control, monitor, on-line software, databases and other
systems
Feasibility R&D studies on front-ends, timing elements, trigger
architectures, on-line data handling schemes will be shortly taken
up
Segmentation, power budgets, integration issues etc. must be
addressed
Trade-offs between using available solutions and customised
design and developments for ICAL to be debated
Procurement of design tools, infrastructure, fab facilities
Recruitment and placement of design engineers
National and international collaboration and team work
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
34
ICAL module
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
35
Triggered scheme
 Conventional
architecture
 Dedicated sub-system
blocks for performing
various data readout
tasks
 Need for Hardware
based on-line trigger
system
 Trigger latency issues
and how do we take
care in implementation
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
36
Trigger-less DAQ scheme
Suitable for low
event rate and low
background/noise
rates
On-off control and
Vth control to
disable noisy
channels
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
37
Front-end specifications









No input matching circuit needed, HCP strips give ~50Ω
characteristic impedance
Avalanche mode, pulse amplitude: 0.5-2mV
Gain (100-200, fixed) depends on the electronic noise
obtainable
No gain needed if operated in streamer mode, option to
by-pass gain stage
Rise time: < 1nS
Discriminator overhead: 3-4 preferable
Variable Vth for discriminator ±10mV to ±50mV
Pulse shaping (fixed) 50-100nS
Pulse shaping removes pulse height information; do w
need the latter?
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
38
Front-end considerations
 RPC
strip pitch versus front-end
packaging
 n-in-1
ASIC or PCB: Routing of tracks
 1-in-1 ASIC: Mounted on pickup panels
 Low
voltage distribution
 DC-DC converters, one per RPC to
generate high voltage supply
 Output signal routing
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
39
Sub-systems







Front-ends
Latch and timing units
Pipelines and fiber
Backend (VME) data collectors
Trigger system
Central clock
Slow control and monitoring







Gas, magnet, power supplies
Ambient parameters
Safety and interlocks
Computer, networking and security issues
On-line data quality monitors
Voice and video communications
Remote access protocols to detector sub-systems and data
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
40
Important considerations

Information to record on trigger



Rates



Strip hit
Timing
Individual strip background rates ~100Hz
Event rate ~10Hz
On-line monitor



RPC parameters
Ambient parameters
Services, supplies
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
41
Other critical issues

Power requirement and thermal management





25mW/channel → 100KW/detector
Magnet power
Front-end positioning; use absorber to good use!
Do we need forced, water cooled ventilation?
Suggested cavern conditions


Temperature: 20±2oC
Relative humidity: 50±5%
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
42
Placement of front-end electronics
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
43
Cables & services routing
RPC
Signal cables from RPCs
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
44
DAQ & services’ sub-stations
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
45
Industries’ role
What should be INO’s modus operandi for
involving industries?
 Jobs like chip fabrication of course will be
handled by industries (govt. or pvt.)
 Can we out source some design jobs as well?
 Board design and fabrication
 Slow control and monitoring sub-systems
 Industries are very eager and quite willing to!
 Interacted with CAEN, NI, Datapatterns,
ChipSculpt …

B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
46
Design team members

INO collaborating institutes must pledge design
team members on full or serious basis
 Need to train some of the younger members
with expert institutions/members
 Distributed tools and software so that engineers
can work on defined segments of jobs at their
home institutions
 Particularly useful to begin with when new
engineers will be working on well defined
primitives
B.Satyanarayana, TIFR, Mumbai
ICAL Electronics
September 17, 2008
47